

Single-Ended Bus Transceiver

DESCRIPTION

The Si9241AEY is a monolithic bus transceiver designed to provide bidirectional serial communication in automotive diagnostic applications.

The device incorporates protection against overvoltages and short circuits to $V_{\mbox{\footnotesize{BAT}}}.$ The transceiver pin is protected and can be driven beyond the V_{BAT} voltage.

The Si9241AEY is built on the Vishay Siliconix BiC/DMOS process. An epitaxial layer prevents latchup.


The RX output is capable of driving CMOS or 1 x LSTTL load.

The Si9241AEY is available in a space efficient 8-pin SO package. It operates reliably over the automotive temperature range (- 40 to 125 °C). The Si9241AEY is available in both standard and lead (Pb)-free packages.

FEATURES

- · Operating Power Supply Range $6 \text{ V} \leq \text{ V}_{BAT} \leq 36 \text{ V}$
- Reverse Battery Protection Down to $V_{BAT} \ge$ 24 V
- Standby Mode With Very Low Current Consumption $I_{BAT(SB)} = 1 \mu A$ at $V_{DD} = 0.5 V$
- Low Quiescent Current in OFF Condition I_{BAT} = 120 μA and $I_{DD} \leq$ 10 A
- ISO 9141 Compatible
- Overtemperature Shutdown Function For K Output
- Defined K Output OFF for Open GND
- Defined Receive Output Status for Open K Input
- Defined K Output OFF for TX Input Open
- Open Drain Fault Output
- 2 kV ESD
- Typical Transmit Speeds of 200 kBaud


PIN CONFIGURATION AND FUNCTIONAL BLOCK DIAGRAM



Vishay Siliconix



OUTPUT TABLE AND STATE DIAGRAMS



Note: Over Temp is an internal condition, not meant to be a logic signal.

INP	UTS	STATE VARIABLE		OUTPUT TABLE			
CS	TX	Α	В	RX	K	FAULT	Comments
0	0	1	1	0	0	1	
0	1	1	1	1	1	1	
X	Х	0	1	K	HiZ	0	Over Temp
0	Χ	1	0	K	HiZ	0	Short Circuit
1	х	1	1	0	0	1	Receive Mode
1	Χ	1	1	1	1	1	
X = "1" or "0" HiZ = High Impedance State							

Parameter	Limit	Unit	
Voltages Referenced to Ground	<u>'</u>		
Voltage On V _{BAT}	- 24 to 45		
Voltage K	- 16 to (V _{BAT} + 1)	V	
Voltage Difference V _(VBAT, K)	55	1	
Voltage or Max. Current On Any Pin (Except V _{BAT} , K)	- 0.3 to (V _{DD} + 0.3 V) or 10	mA	
Voltage on V _{DD}	7	V	
K Pin Only, Short Circuit Duration (to V _{BAT} or GND)	Continuous		
Operating Temperature (T _A)	- 40 to 125	°C	
Junction and Storage Temperature	- 55 to 150	1	
Thermal Impedance ($\Theta_{1\Delta}$)	125	°C/W	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE			
Parameter	Limit	Unit	
Voltages Referenced to Ground			
V_{DD}	4.5 to 5.5		
V _{BAT}	6 to 36	.,	
K	6 to 36	v	
Digital Inputs	0 to V _{DD}		



Vishay Siliconix


		Test Conditions Unless Specified $V_{DD} = 4.5 \text{ V}$ to 5.5 V			Limits - 40 to 125 °C			
Parameter	Symbol	V _{BAT} = 6 V		Temp.a	Min.b	Typ. ^c	Max.b	Unit
Transmitter and Logic Levels								1
CS, TX Input Low Voltage	V _{ILT}			Full			1.5	V
CS, TX Input High Voltage	V_{IHT}			Full	3.5			V
TX Input Capacitance ^d	C _{INT}			Full			10	pF
CS, TX Input Pull-up Resistance	R _{TX} ,	$V_{DD} = 5.5 \text{ V, TX or } \overline{\text{C}}$	CS = 1.5 V, 3.5 V	Full	10	20	40	kΩ
K Transmit								•
		$R_L = 510 \Omega \pm 5 \%, V_{BAT} = 6 \text{ to } 18$		Full			0.2 V _{BAT}	
K Output Low Voltage	V_{OLK}	$R_L = 1 \text{ k}\Omega \pm 5 \text{ %, V}_{BAT} = 16 \text{ to } 36$		Full			0.2 V _{BAT}	
		$R_L = 510 \Omega \pm 5 \%$	%, V _{BAT} = 4.5	Full			1.2	٧
I/ Output High Voltage	V	$R_L = 510 \Omega \pm 5 \%$, $V_{BAT} = 4.5 \text{ to } 18$		Full	0.95 V _{BAT}			1
K Output High Voltage	V _{OHK}	$R_L = 1 \text{ k}\Omega \pm 5 \text{ %, V}_{BAT} = 16 \text{ to } 36$		Full	0.95 V _{BAT}			
K Rise, Fall Times	t _r , tf	See Test	Circuit	Full			9.6	μs
K Output Sink Resistance	Rsi	00 0 V T		Full			110	Ω
K Output Capacitance ^d	Co	$\overline{\text{CS}} = 0 \text{ V, T}$	X = 0 V	Full			20	pF
Receiver								
K Input Low Voltage	V _{ILK}			Full			0.35 V _{BAT}	
K Input High Voltage	V_{IHK}			Full	0.65 V _{BAT}			٧
K Input Hysteresis ^{c, d}	V _{HYS}			Full		0.05 V _{BAT}		
K Input Currents	I _{IHK}		$V_{IHK} = V_{BAT}$	Full			20	μΑ
RX Output Low Voltage	V _{OLR}	CS = 4	$V_{ILK} = 0.35 V_{BAT}$ $I_{OLR} = 1 mA$	Full			0.4	٧
RX Pull-up Resistance	R _{RX}	l.		Full	5		20	kΩ
DV Time On Dalou		$R_L = 510 \Omega \pm 5 \%, V$ $C_L = 10 nF, See$	e Test Circuit	Full		3	10	
RX Turn On Delay	t _{d(on)}	$R_L = 1 \text{ k}\Omega \pm 5 \text{ %}, V_{BAT} = 16 \text{ V to } 36 \text{ V}$ $C_L = 4.7 \text{ nF, See Test Circuit}$		Full		3	10	Ī
RX Turn Off Delay	t _{d(off)}	$R_L = 510 \Omega \pm 5$ %, $V_{BAT} = 6$ V to 18 V $C_L = 10$ nF, See Test Circuit		Full		3	10	– μs –
Tax tain on Joley		R_L = 1 k Ω ± 5 %, V_{BAT} = 16 V to 36 V C_L = 4.7 nF, See Test Circuit		Full		3	10	
Supplies	T				T	1		1
Bat Supply Current On	I _{BAT(on)}	$\overline{\text{CS}} = \text{TX} = 0 \text{ V},$	V _{BAT} ≤ 16 V	Full		1.2	3	mA
Bat Supply Current Off	I _{BAT(off)}	CS = High, V _{BAT} ≤ 1		Full		120	220	μΑ
Bat Supply Current Standby	I _{BAT(SB)}	$V_{DD} \le 0.5 \text{ V}, \text{ V}$		Full		< 1	10	μ, ι
Logic Supply Current On	I _{DD(on)}	$V_{DD} \le 5.5 \text{ V},$	TX = 0 V	Full		1.4	2.3	mA
Logic Supply Current Off	I _{DD(off)}	CS = High, V _{BAT} ≤ 1	12 V, TX = High ^f	Full			10	μΑ
Miscellaneous								
TX Transmit Baud Rate	BR _T	$R_L = 510 \Omega$, C		Full	10.4			kBaud
RX Receive Baud Rate ^c	BR _R	6 V < V _{BAT} < 16 V	/, C _{RX} = 20 pF	Full		200		NDado
Transmission Frequency	f _{K-RXK}	$6 \text{ V} < \text{V}_{BAT} < 16 \text{ V}, R_K =$	= 510 Ω, C _K ≤ 1.3 nF	Full	50	200		kHz
Fault Output Low Voltage	V _{OLF}	$\overline{CS} = TX = 0, K = V_I$	_{BAT} , I _{OLF} = 1 mA	Full			0.4	V
CS Minimum Pulse Width ^{d, e}	t _{cs}			Full	1			μs
Over Temperature Shutdown ^d	T _{SHUT}	Temperature Rising			160	180		۰,
emperature Shutdown Hysteresis ^c Thyst				30		°C		

- Notes:
 a. Room = 25 °C, Cold and Hot = as determined by the operating temperature suffix.
 b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
 c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
 d. Guaranteed by design, not subject to production test.
 e. Minimum pulse width to reset a fault condition.
 f. High referes to Logic High and Low refers to Logic Low.

Vishay Siliconix



PIN CONFIGURATION



ORDERING INFORMATION			
Part Number	Temperature Range		
Si9241AEY-T1	- 40 °C to 125 °C		
Si9241AEY-T1-E3 (Lead (Pb)-free)			

PIN DESCRIPTION				
Pin Number	Symbol Description			
1	V_{DD}	Positive Power Supply		
2	TX	Transmit, Input		
3	CS	Chip Select, Input		
4	FAULT	Fault, Open Drain Output		
5	GND	Ground Connection		
6	K	Transmit/Receive, Bidirectional		
7	V_{BAT}	Battery Power Supply		
8	RX	Receiver, Output		

FUNCTIONAL DESCRIPTION

The Si9241AEY can be either in transmit or receive mode and it contains over temperature, and short circuit V_{BAT} fault detection circuits.

The voltage on K is internally compared to $V_{\text{BAT/2}}$. If the voltage on the K pin is less than V_{BAT/2} then RX output will be "low". If the voltage on the K pin is greater than V_{BAT/2} then RX output will be "high".


In order to be in transmit mode, $\overline{\text{CS}}$ must be set "low". When CS and TX are set "low" the internal MOSFET will turn on, causing the K pin to be "low". In the transmit mode, the processor monitors RX and TX. When the two mirror each other there is no fault. In the event of over temperature, or short circuit to V_{BAT} , the Si9241AEY will turn off the K output to protect the IC and the external open drain FAULT pin will be asserted. The K pin will stay in high impedance and RX will follow the K pin. The fault will be reset when $\overline{\text{CS}}$ is toggled high. RX, CS and TX pins have an internal pull up resistor to V_{DD} while the K pin has internal pull down resistors. When any one of the TX, V_{BAT} or GND pins is open the K output is

When CS is set "high" the Si9241AEY is in receive mode and the internal MOSFET for the K pin is turned off. The RX output will follow the K pin. If \overline{CS} is "low" while the IC is receiving data, an incorrect fault signal will occur.


To inhibit the short detect, tie $\overline{\text{CS}}$ and TX together.



TEST CIRCUIT AND TIMING DIAGRAMS (TRANSMIT ONLY)



APPLICATIONS CIRCUIT




Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?70787.

Document Number: 70787 S11-0975-Rev. F, 16-May-11



SOIC (NARROW): 8-LEAD JEDEC Part Number: MS-012







	MILLIM	IETERS	INCHES			
DIM	Min	Max	Min	Max		
Α	1.35	1.75	0.053	0.069		
A ₁	0.10	0.20	0.004	0.008		
В	0.35	0.51	0.014	0.020		
С	0.19	0.25	0.0075	0.010		
D	4.80	5.00	0.189	0.196		
Е	3.80	4.00	0.150	0.157		
е	1.27	BSC	0.050 BSC			
Н	5.80	6.20	0.228	0.244		
h	0.25	0.50	0.010	0.020		
L	0.50	0.93	0.020	0.037		
q	0°	8°	0°	8°		
S	0.44	0.64	0.018	0.026		
FCN: C-06527-Rev 11-Sep-06						

DWG: 5498

Document Number: 71192 www.vishay.com 11-Sep-06





Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Revision: 11-Mar-11