

IS61LV256

32K x 8 LOW VOLTAGE CMOS STATIC RAM

FEBRUARY 1996

FEATURES

- High-speed access time: 12, 15, 20, 25 ns
- Automatic power-down when chip is deselected
- CMOS low power operation
 - 345 mW (max.) operating
 - 7 mW (max.) CMOS standby
- TTL compatible interface levels
- Single 3.3V power supply
- Fully static operation: no clock or refresh required
- Three-state outputs

DESCRIPTION


The *ISSI* IS61LV256 is a very high-speed, low power, 32,768-word by 8-bit static RAM. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 12 ns maximum.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation is reduced to 50 μ W (typical) with CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Enable (\overline{CE}). The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.


The IS61LV256 is available in the JEDEC standard 28-pin, 300-mil DIP and SOJ, plus the 450-mil TSOP package.

FUNCTIONAL BLOCK DIAGRAM




ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1996, Integrated Silicon Solution, Inc.

PIN CONFIGURATION 28-Pin DIP and SOJ



PIN CONFIGURATION 28-Pin TSOP



PIN DESCRIPTIONS

A0-A14	Address Inputs
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
\overline{WE}	Write Enable Input
I/O0-I/O7	Input/Output
Vcc	Power
GND	Ground

TRUTH TABLE

Mode	\overline{WE}	\overline{CE}	\overline{OE}	I/O Operation	Vcc Current
Not Selected (Power-down)	X	H	X	High-Z	Isb1, Isb2
Output Disabled	H	L	H	High-Z	Icc1, Icc2
Read	H	L	L	DOUT	Icc1, Icc2
Write	L	L	X	DIN	Icc1, Icc2

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	0.5	W
I _{OUT}	DC Output Current (LOW)	20	mA

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	3.3V +10%, -5%
Industrial	-40°C to +85°C	3.3V ± 5%

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -2.0 mA		2.4	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 4.0 mA		—	0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage ⁽¹⁾			-0.3	0.8	V
I _{LI}	Input Leakage	GND ≤ V _{IN} ≤ V _{CC}	Com. Ind.	-2 -5	2 5	μA
I _{LO}	Output Leakage	GND ≤ V _{OUT} ≤ V _{CC} , Outputs Disabled	Com. Ind.	-2 -5	2 5	μA

Notes:

- V_{IL} = -3.0V for pulse width less than 10 ns.
- Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		-12 ns		-15 ns		-20 ns		-25 ns		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
I _{CC1}	V _{CC} Operating Supply Current	V _{CC} = Max., $\overline{CE} = V_{IL}$ I _{OUT} = 0 mA, f = 0	Com.	—	50	—	50	—	50	—	50	mA
			Ind.	—	—	—	60	—	60	—	60	
I _{CC2}	V _{CC} Dynamic Operating Supply Current	V _{CC} = Max., $\overline{CE} = V_{IL}$ I _{OUT} = 0 mA, f = f _{MAX}	Com.	—	100	—	90	—	80	—	70	mA
			Ind.	—	—	—	100	—	90	—	80	
I _{SB1}	TTL Standby Current (TTL Inputs)	V _{CC} = Max., V _{IN} = V _{IH} or V _{IL} $\overline{CE} \geq V_{IH}$, f = 0	Com.	—	10	—	10	—	10	—	10	mA
			Ind.	—	—	—	20	—	20	—	20	
I _{SB2}	CMOS Standby Current (CMOS Inputs)	V _{CC} = Max., $\overline{CE} \leq V_{CC} - 0.2V$, V _{IN} > V _{CC} - 0.2V, or V _{IN} ≤ 0.2V, f = 0	Com.	—	2	—	2	—	2	—	2	mA
			Ind.	—	—	—	5	—	5	—	5	

Notes:

- At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5	pF

Notes:

- Tested initially and after any design or process changes that may affect these parameters.
- Test conditions: T_A = 25°C, f = 1 MHz, V_{CC} = 3.3V.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	-12 ns		-15 ns		-20 ns		-25 ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{RC}	Read Cycle Time	12	—	15	—	20	—	25	—	ns
t _{AA}	Address Access Time	—	12	—	15	—	20	—	25	ns
t _{OHA}	Output Hold Time	2	—	2	—	2	—	2	—	ns
t _{ACE}	\overline{CE} Access Time	—	12	—	15	—	20	—	25	ns
t _{DOE}	\overline{OE} Access Time	—	6	—	7	—	8	—	9	ns
t _{LZOE} ⁽²⁾	\overline{OE} to Low-Z Output	0	—	0	—	0	—	0	—	ns
t _{HZOE} ⁽²⁾	\overline{OE} to High-Z Output	—	7	—	8	—	9	—	10	ns
t _{LZCE} ⁽²⁾	\overline{CE} to Low-Z Output	3	—	3	—	3	—	3	—	ns
t _{HZCE} ⁽²⁾	\overline{CE} to High-Z Output	—	5	—	6	—	9	—	10	ns
t _{PU} ⁽³⁾	\overline{CE} to Power-Up	0	—	0	—	0	—	0	—	ns
t _{PD} ⁽³⁾	\overline{CE} to Power-Down	—	13	—	15	—	18	—	20	ns

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
2. Tested with the load in Figure 1b. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
3. Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1a and 1b

AC TEST LOADS




Figure 1a.






Figure 1b.

AC WAVEFORMS

READ CYCLE NO. 1^(1,2)READ CYCLE NO. 2^(1,3)**Notes:**

1. \overline{WE} is HIGH for a Read Cycle.
2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
3. Address is valid prior to or coincident with \overline{CE} LOW transitions.


WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)


Symbol	Parameter	-12 ns		-15 ns		-20 ns		-25 ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{WC}	Write Cycle Time	12	—	15	—	20	—	25	—	ns
t _{SCE}	\overline{CE} to Write End	8	—	10	—	13	—	15	—	ns
t _{AW}	Address Setup Time to Write End	8	—	10	—	15	—	20	—	ns
t _{HA}	Address Hold from Write End	0	—	0	—	0	—	0	—	ns
t _{SA}	Address Setup Time	0	—	0	—	0	—	0	—	ns
t _{PWE⁽⁴⁾}	\overline{WE} Pulse Width	8	—	10	—	13	—	15	—	ns
t _{SD}	Data Setup to Write End	6	—	8	—	10	—	12	—	ns
t _{HD}	Data Hold from Write End	0	—	0	—	0	—	0	—	ns
t _{HZWE⁽²⁾}	\overline{WE} LOW to High-Z Output	—	6	—	7	—	8	—	10	ns
t _{LZWE⁽²⁾}	\overline{WE} HIGH to Low-Z Output	0	—	0	—	0	—	0	—	ns

Notes:

1. Test conditions assume signal transition times of 3ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
2. Tested with the load in Figure 1b. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
3. The internal write time is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
4. Tested with \overline{OE} HIGH.

AC WAVEFORMS

WRITE CYCLE NO. 1 (\overline{WE} Controlled)^(1,2)

WRITE CYCLE NO. 2 (\overline{CE} Controlled)^(1,2)**Notes:**

1. The internal write time is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
2. I/O will assume the High-Z state if $\overline{OE} \geq V_{IH}$.

ORDERING INFORMATION**Commercial Range: 0°C to +70°C**

Speed (ns)	Order Part No.	Package
12	IS61LV256-12N	300-mil Plastic DIP
12	IS61LV256-12T	TSOP - 450 mil
12	IS61LV256-12J	300-mil Plastic SOJ
15	IS61LV256-15N	300-mil Plastic DIP
15	IS61LV256-15T	450-mil TSOP
15	IS61LV256-15J	300-mil Plastic SOJ
20	IS61LV256-20N	300-mil Plastic DIP
20	IS61LV256-20T	450-mil TSOP
20	IS61LV256-20J	300-mil Plastic SOJ
25	IS61LV256-25N	300-mil Plastic DIP
25	IS61LV256-25T	450-mil TSOP
25	IS61LV256-25J	300-mil Plastic SOJ

ORDERING INFORMATION**Industrial Range: -40°C to +85°C**

Speed (ns)	Order Part No.	Package
12	IS61LV256-12NI	300-mil Plastic DIP
12	IS61LV256-12TI	TSOP - 450 mil
12	IS61LV256-12JI	300-mil Plastic SOJ
15	IS61LV256-15NI	300-mil Plastic DIP
15	IS61LV256-15TI	450-mil TSOP
15	IS61LV256-15JI	300-mil Plastic SOJ
20	IS61LV256-20NI	300-mil Plastic DIP
20	IS61LV256-20TI	450-mil TSOP
20	IS61LV256-20JI	300-mil Plastic SOJ
25	IS61LV256-25NI	300-mil Plastic DIP
25	IS61LV256-25TI	450-mil TSOP
25	IS61LV256-25JI	300-mil Plastic SOJ



Integrated Silicon Solution, Inc.

680 Almanor Avenue
Sunnyvale, CA 94086
Fax: (408) 245-4774
Toll Free: 1-800-379-4774
<http://www.issiusa.com>