









SLOS681C - JANUARY 2011-REVISED AUGUST 2019

**DRV632** 

# DRV632 DirectPath™, 2-VRMS Audio Line Driver With Adjustable Gain

#### **Features**

- Stereo DirectPath™ Audio Line Driver
  - 2 Vrms Into 10 kΩ With 3.3-V Supply
- Low THD+N < 0.01% at 2 Vrms Into 10  $k\Omega$
- High SNR, >90 dB
- 600-Ω Output Load Compliant
- Differential Input and Single-Ended Output
- Adjustable Gain by External Gain-Setting Resistors
- Low DC Offset, <1 mV
- Ground-Referenced Outputs Eliminate DC-**Blocking Capacitors** 
  - Reduce Board Area
  - Reduce Component Cost
  - Improve THD+N Performance
  - No Degradation of Low-Frequency Response **Due to Output Capacitors**
- **Short-Circuit Protection**
- Click- and Pop-Reduction Circuitry
- External Undervoltage Mute
- Active Mute Control for Pop-Free Audio On/Off Control
- Space-Saving TSSOP Package

## Applications

- Set-Top Boxes
- Blu-ray Disc™, DVD Players
- LCD and PDP TV
- Mini/Micro Combo Systems
- Sound Cards
- Laptops

### 3 Description

The DRV632 is a 2-V<sub>RMS</sub> pop-free stereo line driver designed to allow the removal of the output dcblocking capacitors for reduced component count and cost. The device is ideal for single-supply electronics where size and cost are critical design parameters.

Tľs patented DirectPath™ using technology, The DRV632 is capable of driving 2 V<sub>RMS</sub> into a 10-k $\Omega$  load with 3.3-V supply voltage. The device has differential inputs and uses external gainsetting resistors to support a gain range of ±1 V/V to ±10 V/V, and gain can be configured individually for each channel. Line outputs have ±8-kV IEC ESD protection, requiring just a simple resistor-capacitor ESD protection circuit. The DRV632 has built-in active-mute control for pop-free audio on/off control. The DRV632 has an external undervoltage detector that mutes the output when the power supply is removed, ensuring a pop-free shutdown.

Using the DRV632 in audio products can reduce component count considerably compared traditional methods of generating a 2-V<sub>RMS</sub> output. The DRV632 does not require a power supply greater than 3.3 V to generate its 5.6-V<sub>pp</sub> output, nor does it require a split-rail power supply. The DRV632 integrates its own charge pump to generate a negative supply rail that provides a clean, pop-free ground-biased 2-V<sub>RMS</sub> output.


The DRV632 is available in a 14-pin TSSOP.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV632	TSSOP (14)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Simplified Diagram





## **Table of Contents**

1	Features 1		9.2 Functional Block Diagram	8
2	Applications 1		9.3 Feature Description	9
3	Description 1		9.4 Device Functional Modes	11
4	Revision History2	10	Application and Implementation	12
5	Device Comparison Table		10.1 Application Information	12
6	Pin Configuration and Functions		10.2 Typical Application	12
7	Specifications4	11	Power Supply Recommendations	14
•	7.1 Absolute Maximum Ratings	12	Layout	15
	7.2 ESD Ratings		12.1 Layout Guidelines	15
	7.3 Recommended Operating Conditions		12.2 Layout Example	15
	7.4 Thermal Information	13	Device and Documentation Support	16
	7.5 Electrical Characteristics		13.1 Device Support	16
	7.6 Operating Characteristics		13.2 Community Resources	16
	7.7 Typical Characteristics		13.3 Trademarks	16
8	Parameter Measurement Information 7		13.4 Electrostatic Discharge Caution	16
9	Detailed Description 8		13.5 Glossary	16
•	9.1 Overview	14	Mechanical, Packaging, and Orderable Information	16

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	Changes from Revision B (August 2015) to Revision C			
•	Added link to DRV632EVM User's Guide	15		
CI	nanges from Revision A (June 2013) to Revision B	Page		
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section			
•	Added Device Comparison table.	3		
Cl	nanges from Original (January 2011) to Revision A	Page		
•	Changed description of UVP in PIN FUNCTIONS table	4		
•	Deleted min value for SNR and DNR in OPERATING CHARACTERISTICS table	6		




# 5 Device Comparison Table

DEVICE	INPUT OFFSET (±µV)	OUTPUT VOLTAGE (TYP) (VRMS)	MINIMUM LOAD IMPEDANCE (Ω)
DRV632	1000	2.4	600
DRV612	1000	2.2	600
DRV604	500	2.1	1000 (line output) / 8 (headphone output)
DRV603	1000	2.05 (VSS = 3.3 V) / 3.01 (VDD = 5 V)	600
DRV602	5000	2.05 (VSS = 3.3 V) / 3.01 (VDD = 5 V)	600
DRV601	8000	2.1 (VSS = 3.3 V) / 2.7 (VDD = 4.5 V)	100
DRV600	8000	2.1 (VSS = 3.3 V) / 2.7 (VDD = 4.5 V)	100



## 6 Pin Configuration and Functions



### **Pin Functions**

	PIN TYPE(1)		DECODIONION	
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION	
CN	7	I/O	Charge-pump flying capacitor negative connection	
СР	8	I/O	Charge-pump flying capacitor positive connection	
GND	4, 10	Р	Ground	
-INL	13	I	Left-channel OPAMP negative input	
+INL	14	1	_eft-channel OPAMP positive input	
-INR	2	1	Right-channel OPAMP negative input	
+INR	1	ı	ight-channel OPAMP positive input	
Mute	5	ı	tte, active-low	
OUTL	12	0	Left-channel OPAMP output	
OUTR	3	0	Right-channel OPAMP output	
UVP	11	1	dervoltage protection, internal pullup; unconnected if UVP function is unused.	
VDD	9	Р	Positive supply	
VSS	6	Р	Supply voltage	

<sup>(1)</sup> I = input, O = output, P = power

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (1)

		MIN	MAX	UNIT
	Supply voltage, VDD to GND	-0.3	4	V
$V_{I}$	Input voltage	$V_{SS} - 0.3$	VDD + 0.3	V
$R_{L}$	Minimum load impedance – line outputs – OUTL, OUTR		600	Ω
	Mute to GND, UVP to GND	-0.3	VDD + 0.3	V
$T_{J}$	Maximum operating junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-40	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



### 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±4000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
VDD	Supply voltage	DC supply voltage	3	3.3	3.6	٧
$R_L$	Load impedance	•	0.6	10		kΩ
$V_{IL}$	Low-level input voltage	Mute		40		% of VDD
V <sub>IH</sub>	High-level input voltage	Mute		60		% of VDD
T <sub>A</sub>	Operating free-air temperature		-40	25	85	°C

### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	UNIT
		14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	130	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	49	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	63	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	62	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 7.5 Electrical Characteristics

 $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OS</sub>	Output offset voltage	VDD = 3.3 V		0.5	1	mV
PSRR	Power-supply rejection ratio			80		dB
V <sub>OH</sub>	High-level output voltage	VDD = 3.3 V	3.1			V
V <sub>OL</sub>	Low-level output voltage	VDD = 3.3 V			-3.0 5	V
V <sub>UVP_EX</sub>	External UVP detect voltage			1.25		V
V <sub>UVP_EX_HYSTERESIS</sub>	External UVP detect hysteresis current			5		μΑ
f <sub>CP</sub>	Charge pump switching frequency		200	300	400	kHz
I <sub>IH</sub>	High-level input current, Mute	VDD = 3.3 V, V <sub>IH</sub> = VDD			1	μΑ
I <sub>IL</sub>	Low-level input current, Mute	VDD = 3.3 V, V <sub>IL</sub> = 0 V			1	μΑ
	·	VDD = 3.3 V, no load, Mute = VDD	5	14	25	
I <sub>DD</sub>	Supply current	VDD = 3.3 V, no load, $\overline{\text{Mute}}$ = GND, disabled		14		mA



## 7.6 Operating Characteristics

 $VDD = 3.3 \text{ V}, \text{ R}_{DL} = 10 \text{ k}\Omega, \text{ R}_{FB} = 30 \text{ k}\Omega, \text{ R}_{IN} = 15 \text{ k}\Omega, \text{ T}_{A} = 25 ^{\circ}\text{C}, \text{ Charge pump: } C_{P} = 1 \text{ }\mu\text{F} \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vo	Output voltage, outputs in phase	THD+N = 1%, VDD = 3.3 V, f = 1 kHz, $R_L$ = 10 k $\Omega$	2	2.4		$V_{rms}$
THD+N	Total harmonic distortion plus noise	$V_0 = 2 V_{RMS}$ , $f = 1 kHz$		0.002%		
SNR	Signal-to-noise ratio <sup>(1)</sup>	A-weighted		105		dB
DNR	Dynamic range	A-weighted		105		dB
$V_N$	Noise voltage	A-weighted		11		μV
Z <sub>O</sub>	Output Impedance when muted	Mute = GND		110		mΩ
	Input-to-output attenuation when muted	Mute = GND		80		dB
	Crosstalk—L to R, R to L	V <sub>O</sub> = 1 V <sub>rms</sub>		-110		dB
I <sub>LIMIT</sub>	Current limit			25		mA

<sup>(1)</sup> SNR is calculated relative to 2-Vrms output.


Submit Documentation Feedback

Copyright © 2011–2019, Texas Instruments Incorporated



## 7.7 Typical Characteristics

 $VDD = 3.3 \text{ V} \text{ , } T_A = 25^{\circ}C, \ C_{(PUMP)} = C_{(VSS)} = 1 \ \mu\text{F} \text{ , } C_{IN} = 2.2 \ \mu\text{F}, \ R_{IN} = 15 \ k\Omega, \ R_{fb} = 30 \ k\Omega, \ R_{OUT} = 32 \ \Omega, \ C_{OUT} = 1 \ n\text{F} \text{ (unless otherwise noted)}$ 



### 8 Parameter Measurement Information

All parameters are measured according to the conditions described in Specifications.




### 9 Detailed Description

#### 9.1 Overview

Combining the TI's patented DirectPath technology with the built-in click and pop reduction circuit, the DRV632 is a 2-VRMS pop-free stereo line driver designed to avoid the use of the output DC-blocking capacitors, resulting in reduced component count and cost. The DRV632 is capable of driving 2-VRMS into a line load of 600  $\Omega$  to 10  $k\Omega$  with a 3.3-V supply voltage. The use of charge-pump flying, PVSS, and decoupling capacitors ensure the performance of the amplifier. The device has two channels with differential inputs that require DC input-blocking capacitors to block the DC portion of the audio source. These allow the DRV632 inputs to be properly biased to provide maximum performance. The DRV632 allows external gain-setting resistors to support a gain range of  $\pm 1$  V/V to  $\pm 10$  V/V. The gain can be configured individually for each channel. Additionally, both channels can be used as a second-order filter when the removal of out-of-band noise is required. The DRV632 has a built-in active-mute control for pop-free audio on/off, and avoids the click and pop generation by using external undervoltage detection. The device does not generate a pop or click when the power supply is removed or placed.

### 9.2 Functional Block Diagram





### 9.3 Feature Description

#### 9.3.1 Line Driver Amplifiers

Single-supply line-driver amplifiers typically require dc-blocking capacitors. The top drawing in Figure 6 illustrates the conventional line-driver amplifier connection to the load and output signal. DC blocking capacitors are often large in value. The line load (typical resistive values of 600  $\Omega$  to 10 k $\Omega$ ) combines with the dc blocking capacitors to form a high-pass filter. Equation 1 shows the relationship between the load impedance (R<sub>I</sub>), the capacitor  $(C_{O})$ , and the cutoff frequency  $(f_{C})$ .

$$f_{c} = \frac{1}{2\pi R_{L} C_{O}} \tag{1}$$

Co can be determined using Equation 2, where the load impedance and the cutoff frequency are known.

$$C_{O} = \frac{1}{2\pi R_{L} f_{c}} \tag{2}$$

If f<sub>C</sub> is low, the capacitor must then have a large value because the load resistance is small. Large capacitance values require large package sizes. Large package sizes consume PCB area, stand high above the PCB, increase cost of assembly, and can reduce the fidelity of the audio output signal.




Figure 6. Conventional and DirectPath Line Drivers

The DirectPath amplifier architecture operates from a single supply but makes use of an internal charge pump to provide a negative voltage rail. Combining the user-provided positive rail and the negative rail generated by the IC, the device operates in what is effectively a split-supply mode. The output voltages are now centered at zero volts with the capability to swing to the positive rail or negative rail. Combining this with the built-in click and pop reduction circuit, the DirectPath amplifier requires no output dc blocking capacitors. The bottom block diagram and waveform of Figure 6 illustrate the ground-referenced line-driver architecture. This is the architecture of the DRV632.

#### 9.3.2 Charge-Pump Flying Capacitor and PVSS Capacitor

The charge-pump flying capacitor serves to transfer charge during the generation of the negative supply voltage. The PVSS capacitor must be at least equal to the charge-pump capacitor in order to allow maximum charge transfer. Low-ESR capacitors are an ideal selection, and a value of 1 μF is typical. Capacitor values that are smaller than 1 µF can be used, but the maximum output voltage may be reduced and the device may not operate to specifications. If the DRV632 is used in highly noise-sensitive circuits, TI recommends adding a small LC filter on the VDD connection.

Copyright © 2011-2019, Texas Instruments Incorporated



### **Feature Description (continued)**

#### 9.3.3 Decoupling Capacitors

The DRV632 is a DirectPath line-driver amplifier that requires adequate power supply decoupling to ensure that the noise and total harmonic distortion (THD) are low. A good, low equivalent-series-resistance (ESR) ceramic capacitor, typically 1  $\mu$ F, placed as close as possible to the device VDD lead works best. Placing this decoupling capacitor close to the DRV632 is important for the performance of the amplifier. For filtering lower-frequency noise signals, a 10- $\mu$ F or greater capacitor placed near the audio power amplifier would also help, but it is not required in most applications because of the high PSRR of this device.

### 9.3.4 Gain-Setting Resistor Ranges

The gain-setting resistors,  $R_{IN}$  and  $R_{fb}$ , must be chosen so that noise, stability, and input capacitor size of the DRV632 are kept within acceptable limits. Voltage gain is defined as  $R_{fb}$  divided by  $R_{IN}$ .

Selecting values that are too low demands a large input ac-coupling capacitor,  $C_{IN}$ . Selecting values that are too high increases the noise of the amplifier. Table 1 lists the recommended resistor values for different inverting-input gain settings.

GAIN	INPUT RESISTOR VALUE, R <sub>IN</sub>	FEEDBACK RESISTOR VALUE, R <sub>fb</sub>
-1 V/V	10 kΩ	10 kΩ
-1.5 V/V	8.2 kΩ	12 kΩ
-2 V/V	15 kΩ	30 kΩ
-10 V/V	4.7 kΩ	47 kΩ

**Table 1. Recommended Resistor Values** 

### 9.3.5 Input-Blocking Capacitors

DC input-blocking capacitors are required to be added in series with the audio signal into the input pins of the DRV632. These capacitors block the dc portion of the audio source and allow the DRV632 inputs to be properly biased to provide maximum performance.

These capacitors form a high-pass filter with the input resistor,  $R_{IN}$ . The cutoff frequency is calculated using Equation 3. For this calculation, the capacitance used is the input-blocking capacitor, and the resistance is the input resistor chosen from Table 1; then the frequency and/or capacitance can be determined when one of the two values is given.

It is recommended to use electrolytic capacitors or high-voltage-rated capacitors as input blocking capacitors to ensure minimal variation in capacitance with input voltages. Such variation in capacitance with input voltages is commonly seen in ceramic capacitors and can increase low-frequency audio distortion.

$$f_{cIN} = \frac{1}{2\pi R_{IN} C_{IN}}$$
 or  $C_{IN} = \frac{1}{2\pi f_{cIN} R_{IN}}$  (3)

### 9.3.6 DRV632 UVP Operation

The shutdown threshold at the UVP pin is 1.25 V. The customer must use a resistor divider to obtain the shutdown threshold and hysteresis desired for a particular application. The customer-selected thresholds can be determined as follows:

### 9.3.7 External Undervoltage Detection

External undervoltage detection can be used to mute/shut down the DRV632 before an input device can generate a pop.

The shutdown threshold at the UVP pin is 1.25 V. The user selects a resistor divider to obtain the shutdown threshold and hysteresis for the specific application. The thresholds can be determined as follows:

$$V_{UVP} = (1.25 - 6 \mu A \times R3) \times (R1 + R2) / R2$$
  
Hysteresis = 5  $\mu A \times R3 \times (R1 + R2) / R2$ 

For example, to obtain  $V_{UVP} = 3.8 \text{ V}$  and 1-V hysteresis, use R1 = 3 k $\Omega$ , R2 = 1 k $\Omega$ , and R3 = 50 k $\Omega$ .






Figure 7. UVP Resistor Divider

#### 9.4 Device Functional Modes

### 9.4.1 Using the DRV632 as a Second-Order Filter

Several audio DACs used today require an external low-pass filter to remove out-of-band noise. This is possible with the DRV632, as it can be used like a standard operational amplifier. Several filter topologies can be implemented, both single-ended and differential. In Figure 8, multi-feedback (MFB) with differential input and single-ended input are shown.

An ac-coupling capacitor to remove dc content from the source is shown; it serves to block any dc content from the source and lowers the dc gain to 1, helping to reduce the output dc offset to a minimum.

To calculate the component values, use the TI WEBENCH® Filter Designer (www.ti.com/filterdesigner).




Figure 8. Second-Order Active Low-Pass Filter

The resistor values should have a low value for obtaining low noise, but should also have a high enough value to get a small-size ac-coupling capacitor. With the proposed values of R1 = 15 k $\Omega$ , R2 = 30 k $\Omega$ , and R3 = 43 k $\Omega$ , a dynamic range (DYR) of 106 dB can be achieved with a 1- $\mu$ F input ac-coupling capacitor.

#### 9.4.2 Mute Mode

The DRV632 can be muted using the low-active Mute pin (pin 5). The click-and-pop suppression capacity ensures that when the mute mode is used, it does not generate an additional click or pop.

Copyright © 2011–2019, Texas Instruments Incorporated



### 10 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

This typical connection diagram highlights the required external components and system-level connections for proper operation of the device. This configuration can be realized using the Evaluation Module (EVM) of the device. This flexible module allows full evaluation of the device in all available modes of operation. Also see the DRV632 product page for information on ordering the EVM.

### 10.2 Typical Application



R1 = 15 k $\Omega$ , R2 = 30 k $\Omega$ , R3 = 43 k $\Omega$ , C1 = 47 pF, C2 = 180 pF Differential-input, single-ended output, second-order filter

Figure 9. Typical Application Schematic



### **Typical Application (continued)**

#### 10.2.1 Design Requirements

In this design example, use the parameters listed in Table 2.

**Table 2. Design Parameters** 

KEY PARAMETERS	VALUE
Supply Voltage	3.3 V
Supply Current	0.10 A
Load Impedance	600 $\Omega$ (minimum)

#### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Charge-Pump Flying, PVSS and Decoupling Capacitors

To transfer charge during the generation of the negative supply voltage, an 1-μF low equivalent-series-resistance (ESR) charge-pump flying capacitor is used for this design. Similar 1-μF capacitors are placed in VSS, and as close as possible to VDD. See *Charge-Pump Flying Capacitor and PVSS Capacitor* and *Decoupling Capacitors* for details.


#### 10.2.2.2 Second-Order Active Low-Pass Filters

With the help of the TI WEBENCH Filter Designer (www.ti.com/filterdesigner), the values of R1 = 15 k $\Omega$ , R2 = 30 k $\Omega$ , R3 = 43 k $\Omega$ , C1 = 47 pF, and C2 = 180 pF are proposed to design a second-order low-pass filter with a differential-input and a single-ended output. See *Using the DRV632 as a Second-Order Filter* for details.

### 10.2.2.3 UVP Resistor Divider

R11 and R12 are placed to design a resistor divider. The shutdown threshold at the UVP pin is 1.25 V. See *External Undervoltage Detection* for details.

#### 10.2.3 Application Curves







Figure 11. Total Harmonic Distortion and Noise vs Output Voltage





### 11 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 3 V and 3.6 V. This input supply must be well-regulated. If the input supply is located more than a few inches from the DRV632 device, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of  $47~\mu F$  is a typical choice.

Placing a decoupling capacitor close to the DRV632 improves the performance of the line-driver amplifier. An low equivalent-series-resistance (ESR) ceramic capacitor with a value of 1  $\mu$ F is a typical choice.

If the DRV632 is used in highly noise-sensitive circuits, TI recommends adding a small LC filter on the VDD connection.



### 12 Layout

### 12.1 Layout Guidelines

### 12.1.1 Gain-Setting Resistors

The gain-setting resistors,  $R_{IN}$  and  $R_{fb}$ , must be placed close to pins 13 and 17, respectively, to minimize capacitive loading on these input pins and to ensure maximum stability of the DRV632. For the recommended PCB layout, see the DRV632EVM User's Guide.

### 12.2 Layout Example




Figure 15. DRV632 Layout Example

Copyright © 2011–2019, Texas Instruments Incorporated



### 13 Device and Documentation Support

### 13.1 Device Support

#### 13.1.1 Development Support

For the DRV632EVM and Gerber files, go to www.ti.com/tool/DRV632EVM.

### 13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.3 Trademarks

DirectPath, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. Blu-ray Disc is a trademark of Blu-ray Disc Association. All other trademarks are the property of their respective owners.

#### 13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGE OPTION ADDENDUM

16-Aug-2019

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DRV632PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV632	Samples
DRV632PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV632	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





16-Aug-2019

## PACKAGE MATERIALS INFORMATION

www.ti.com 16-Aug-2019

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV632PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 16-Aug-2019



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV632PWR	TSSOP	PW	14	2000	350.0	350.0	43.0

PW (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated